Notice of References Cited

Applicant/Patent	Application/Control No.	
Sutera et al.	09/430,350	
Examiner	Art Unit	
Hugh Jones	2123	Page 1 of 2

U.S. PATENT DOCUMENTS

		Document Number Country Code-Number-Kind Code	Date MM-YYYY[1]	Name	Classification[2]	
	A	5,666,288	9/1997	Jones et al.	716	17
	B	5,838,581	11/1998	Kuroda	716	8
	C	5,402,356	3/1995	Schaefer et al.	716	1
	D	5,019,724	5/1991	McClure	326	29
	E	5,799,170	8/1998	Drumm et al.	716	2
	F	6,117,182	9/2000	Alpert et al.	716	8
	G	6,341,365	1/2002	Dwyer et al.	716	8
	H	6,044,209	3/2000	Alpert et al.	716	6
	I	5,859,776	1/1999	Sato et al.	700	121
	J					
	K					
	L					
	M					

FOREIGN PATENT DOCUMENTS

		Document Number Country Code-Number-Kind Code	Date MM-YYYY[1]	Country	Name	Classification[2]	
	N						
	O						
	P						
	Q						
	R						
	S						
	T						

NON-PATENT DOCUMENTS

		Include, as applicable: Author, Title, Date, Publisher, Edition or Volume, Pertinent Pages
	U	Lillis et al.: "Optimal wire sizing and buffer insertion for low power and a generalized delay model"; IEEE; pp. 437-447; 3/1996.
	V	Dhar et al.; "Optimun buffer circuits for driving long uniform lines"; IEEE J. Solid State Ckts; pp. 32-40; 1/1991.
	W	Alpert et al.; "Buffer insertion for noise and delay optimization"; IEEE Proc. 98 Design Automation Conf.; pp. 362-367; 6/1998.
	X	Culetu et al.; "A practical repeater insertion method in high speed VLSI circuits"; IEEE 98 Design Automation Conf.; pp. 392-395; 6/1998.

* A copy of this reference is not being furnished with this Office action. See MPEP § 707.05(a). [1] Dates in MM-YYYY format are publication dates. [2] Classifications may be U.S. or foreign.

Notice of References Cited	Applicant/Patent: Sutera et al.	Application/Control No.: 09/430,350	
	Examiner: Hugh Jones	Art Unit: 2123	Page 2 of 2

U.S. PATENT DOCUMENTS

		Document Number Country Code-Number-Kind Code	Date MM-YYYY[1]	Name	Classification[2]	
	A					
	B					
	C					
	D					
	E					
	F					
	G					
	H					
	I					
	J					
	K					
	L					
	M					

FOREIGN PATENT DOCUMENTS

		Document Number Country Code-Number-Kind Code	Date MM-YYYY[1]	Country	Name	Classification[2]	
	N						
	O						
	P						
	Q						
	R						
	S						
	T						

NON-PATENT DOCUMENTS

		Include, as applicable: Author, Title, Date, Publisher, Edition or Volume, Pertinent Pages
	U	Cong; "Modeling and layout optimization of VLSI devices and interconnects in deep submicron design"; IEEE 97 Design Automation Conf.; pp. 121-126; 1/1997.
	V	Shah et al.; "Wiresizing with buffer placement and sizing for power-delay tradoffs"; IEEE 96 Proc. Design Automation Conf; pp. 346-351; 1/1996.
	W	
	X	

* A copy of this reference is not being furnished with this Office action. See MPEP § 707.05(a). [1] Dates in MM-YYYY format are publication dates. [2] Classifications may be U.S. or foreign.